Analog-to-digital converters (ADC) are one of the most important components in modern electronic systems. In the mission-critical applications such as automotive, the reliability of the ADC is critical as the ADC impacts the system level performance. Due to the aging effect and environmental changes, the performance of the ADC may degrade and even fail to meet the accuracy requirement over time. Built-in self-test (BIST) and self-calibration are becoming the ultimate solution to achieve lifetime reliability. In this paper, two ADC testing algorithms and two ADC BIST circuit implementations are developed and validated.
I. INTRODUCTION
Analog and mixed signal (AMS) circuits have been one of the most important components in modern electronic systems. There is a growing demand for chips containing digitalto-analog converters (DACs) and analog-to-digital converters (ADCs) in the area of automotive, 5G communication, Internet of things (IoT), etc.
In the automotive industry, advanced driver-assistance systems are being implemented to improve vehicle and road safety. Additionally, autonomous driving systems are being developed. With increasingly more electronic systems being integrated into vehicles, the reliability of the integrated circuits is becoming an important concern. The International Organization for Standardization (ISO) 26262 standard has therefore been developed to address the functional safety of automotive electronic systems [1] . However, the hardware implementations required to meet the standard are missing. Each vehicle usually lasts more than 15 years. Aging effects, environmental changes and mechanical vibrations have significant impacts on the electronic systems performance. Therefore, the electronic systems need to be periodically tested, calibrated, and even replaced. In each vehicle, more and more ADCs are used for sensors, radar, engine control and many other applications. Realizing efficient built-in self-test (BIST), selfdiagnosis and self-calibration for high performance ADCs is urgently needed.
There are mainly two categories of specification for testing the ADC. The first category is the static testing using DC or nearly DC input voltages. Static testing involves testing the static or pseudo-static performance of the ADC, which includes the integral nonlinearity (INL), differential nonlinearity (DNL), offset, gain error, etc. The other category is the spectral testing (or dynamic testing). In this category, the ADC is tested with a pure sine wave as the input stimulus for the signal-to-noise ratio (SNR), total harmonic distortion (THD) and spurious free dynamic range (SFDR). Among these tests, the INL/DNL testing is the most time-consuming and the most expensive one. In the industrial standard histogram test, a slow linear ramp or a very low-frequency pure sine wave is generated from a high-precision tester as the input signal to the ADC [2] - [5] . The test stimulus has to be at least 2 or 3 bits more accurate than the ADC itself to achieve acceptable test results in the conventional histogram test. In addition, it usually requires more than 20 hits (samples) per code to average out the measurement noise. Therefore, the test time is very long. As the resolution of the ADC increases, the accurate signal generation becomes more and more difficult. The number of samples needed increases exponentially with the number of bits of the ADC. In addition, the sampling rate usually reduces as the resolution increases. All of these result in very long test time, and correspondingly, high test costs. As a result, realizing built-in self-test for ADCs is becoming an urgent need but it faces the bottleneck challenge of generating very accurate input signals in a small chip area. The on-chip stimulus generation and test time reduction have to be achieved for low-cost efficient BIST solutions.
In this paper, two testing algorithms and two built-in selftest circuits are developed for ADC static linearity test. In the first testing algorithm, the signal generator linearity requirement is eliminated for ADC linearity test. In addition, a segmented INL model is adopted using much fewer number of parameters, thus significantly saving the test time. The proposed method is validated by extensive simulations. High resolution ADCs can be tested with less than 1/10 of the data compared to the conventional histogram ramp test to achieve comparable test accuracy. In the second testing algorithm, the linearity characteristics of the pipelined ADC is investigated and an optimized method is developed to reduce the test time for pipelined ADC linearity test. The test results are then used to calibrate the pipelined ADC. Both simulations and measurement results validate the proposed method. In hardware measurements, a 12-bit pipelined ADC achieve more than 20dB THD improvement after the proposed calibration method. The proposed algorithms become the basis for the BIST circuit development. In the first BIST circuit, a modified R2R DAC structure is used as the signal generator of the ADC. It is capable of generating a constant voltage shift which is needed for the ADC BIST. The linearity of the DAC is relaxed. Therefore the area and cost is significantly reduced. A prototype BIST circuit is designed and fabricated in 40nm The ADC after calibration can achieve more than 10dB improvement in THD and SFDR compared to an existing mature method. The paper is orgnanized as follows. In section II, an ultrafast ADC BIST algorithm is introduced. In section III, an algorithm is proposed to reduce the test time for pipelined ADCs and enable the calibration. In section IV, an ADC BIST circuit based on R2R DAC structure is developed. In section V, a complete BIST solution including BIST-based calibration for successive approximation register (SAR) ADCs is developed. Finally, the conclusion is drawn in section VI.
II. ADC BUILT-IN SELF-TEST ALGORITHM

A. Background
ADC linearity testing is challenging mainly for two reasons: the linearity requirement of the input stimulus and the extremely long test time. To achieve highly linear signal generator, it is usually very expensive or even impossible for high resolution ADCs. The long test time introduces additional testing cost. For certain mission-critical applications, the linearity test has to be completed within a short period to meet functional safety requirement. To realize efficient ADC BIST, these two challenges have to be overcome.
Many methods have been proposed to address these two challenges. Some researchers developed highly linear on-chip signal generators [6] - [9] to implement conventional histogram test on chip. To test an N-bit ADC, the signal generator needs to be at least 2 or 3 bits more linear than the ADC under test in the conventional histogram test. These methods usually require multiple calibrations and the design cost is relatively high. The most recent study demonstrates a ramp generator with 14.5-bit ENOB, which can be only used to test a 11-bit ADC accurately [9] . In the contrast, some methods are proposed to relax the linearity requirement of signal generator in the conventional histogram test [10] - [13] . Instead of using a linear ramp to test the ADC, these methods apply two nonlinear but correlated signals. In [10] , two nonlinear ramps are used but these two ramps has a constant voltage difference. Based on the ADC output codes, the nonlinearity components in the input signal can be identified and removed. Therefore, accurate linearity test can be achieved with nonlinear input signal. There are also some advancements in recent studies to reduce the ADC test time [14] - [18] . However, the accurate input source is still needed. The ultrafast stimulus error removal and segmented model identification of linearity errors (USER-SMILE) is developed to overcome both challenges [19] , [20] . Firstly, with stimulus error removal technique, the linearity requirement for the input signal is completely eliminated. Secondly, it models the ADC linearity errors as a segmented model with much few parameters.
The block diagram of the proposed method is shown in Fig. 1 . The signal generator (usually a DAC or a ramp generator) provides an input signal V sig . In the first ADC sampling, switch s 1 is closed and s 2 is open. A constant voltage α is added to V sig . Therefore, the ADC samples voltage x 1 = V sig + α. For the same voltage V sig , in the second ADC sampling, switch s 2 is closed and s 1 is open. The ADC samples voltage x 2 = V sig . In the two ADC samples, the exact values of x 1 and x 2 are unknown but the difference between them is always α.
With the additive and quantization noise, the two input signals can be expressed as:
where n 1 and n 2 are the noise for x 1 and x 2 ; C 1 and C 2 are the corresponding output codes in the two samples; T (0) is the transition voltage from code 0 to code 1; and V LSB is the LSB voltage for the ADC. By subtracting these two equations, a new equation can be obtained.
The input signals x 1 and x 2 are removed and their difference is replaced with α in (4). C 1 and C 2 are known output codes. As a result, the equation doesn't require the knowledge of the input signal to correlate INL. With many such equations for different input voltages, the noise term (n 1 and n 2 ) can be averaged out and the unknown values INL and α can be solved using least square method. However, for high resolution ADCs, the number of codes is very large and the number of equations to solve (4) will TTTC-PhD. 2 INTERNATIONAL TEST CONFERENCE 2 be large. To reduce the number of samples, a segmented INL model is used. In the segmented INL model, the ADC INL is divided into multiple-level segmentation, and each level segmentation has multiple bits of the ADC. For ADC output code C, define the first N MSB bits as first level segmentation, the next N ISB bits as second level segmentation, and the last N LSB bits as third level segmentation. The INL for code C can be modeled as:
where C MSB is the first N MSB bits code value; C ISB is the next N ISB bits code value; and C LSB is the last N LSB bits code value. This segmented model allows much fewer number of parameters to accurately represent the INL for ADCs with a segmented architecture, which is true for most high resolution ADCs such as SAR ADC. For a 12-bit ADC with 4-4-4 segmentation, there are only 48 parameters, while the conventional INL representation requires 4096 values. As a result, only a small number of samples can be used to solve (4), thus significantly saving the test time. Once the model parameters are identified, the full-code INL can be constructed using (5) .
C. Simulation Results
To verify the accuracy and the robustness of the proposed method, a 16-bit ADC behavior model is used in simulation. For 1000 randomly generated ADCs, each one is tested with both conventional histogram test and the proposed USER-SMILE algorithm. In the conventional histogram test, 20 samples per ADC code linear ramp signal is applied to the ADC input. In the USER-SMILE test, two 1 sample per ADC code nonlinear ramp signals are applied to the ADC input. In both tests, 1 LSB input referred noise is added. The maximum INL error in each ADC test is recorded and the comparison result is shown in Fig. 2 . The USER-SMILE algorithm has much less estimation error than the conventional histogram test. In addition, the USER-SMILE algorithm only uses 1/10 of the data in the histogram ramp test and the input signal for the USER-SMILE is nonlinear.
The simulation results demonstrate that the USER-SMILE can achieve superior test coverage and accuracy. With the USER-SMILE algorithm, a new BIST solution can be practical, which doesn't require highly accurate and expensive ATE as the signal generator. Furthermore, it saves the test time and simplifies the test board and interface design.
III. PIPELINED ADC TESTING AND CALIBRATION ALGORITHM A. Background
Pipelined ADCs can achieve both high resolution and high speed at the same time, being widely used in high speed instrumentation, video, radio and communication systems. Conventionally, the pipelined ADC is composed of multiple stages with each stage being a 1.5 bit and a multiply-by-2 amplifier. The multi-bit per stage pipelined ADCs have Due to the redundancy characteristics of the pipelined ADC, the testing and calibration are usually different from other binary weighted ADCs. For an N-bit pipelined ADC, the number of codes is 2 N . Conventional INL has 2 N distinct values. Using the INL results to calibrate the pipelined ADC linearity errors usually doesn't work well as other ADCs. For two ADC conversions, even the final ADC codes are the same, the sub-ADC codes in each stage may be different due to redundancy, and their corresponding linearity errors will be difficult. A single INL value for this code will not be able to calibrate the actual errors. Many methods have been proposed to test and calibrate the pipelined ADCs with least mean square method [22] , [23] , dynamic element matching [24] or pseudorandom noise injection method [25] , [26] . But none of them can achieve fast testing and accurate calibration for multi-bit per stage pipelined ADCs.
B. Proposed Method
For a 16-bit ADC with 20 samples per code, the total number of samples will be more than 1 million. With 1MSPS sampling rate, it will take more than 1 second to finish a complete measurement, which is significant in precision testing. However, the total number of components is usually small for high resolution ADC architectures such as SAR, cyclic and pipelined ADCs. These small number of components totally determine the overall ADC errors.
Instead of estimating the linearity error for each code, the proposed method uses a modified non-parametric segmented model for the pipelined ADC. The pipelined ADC has multiple stages and residue amplifier between stages. The DAC nonlinearity in each stage and the inter-stage gain errors are usually the dominant error sources. The proposed method takes a black-box approach, and models the INL contribution from the nonlinearity in each stage and the residue amplifier gain TTTC-PhD. 2 INTERNATIONAL TEST CONFERENCE 3 error. The exact error sources are not important but only their impacts on the INL matter. In each stage, the error is modeled as 2 Ns error terms for N s bits in each stage. If the first stage has 5 bits, there will be 32 (2 5 ) error terms. It is like treating each stage as a flash ADC even though the actual architecture is a binary-weighted one. Such a segmented model turns out to be very accurate.
The last stage of a pipelined ADC can easily achieve its linearity requirement. Normally, the last stage can be assumed to be linear. However, if the ADC is indeed very nonlinear, the last stage can still be included in the model. For the interstage gain error, it is modeled as a constant gain error. It is possible that the residue amplifier has both constant gain error and nonlinearity. Such nonlinearity in the residue amplifier can be treated as part of the next stage's nonlinearity model. Then, the full INL model equation for a 3-stage pipelined ADC is:
where IN L D1,D2,D3 is the modeled INL for code D 1 , D 2 and D 3 in the three stages; E 1 , E 2 and E 3 are the modeled nonlinearity in each stage; G 1 and G 2 are the modeled first and second residue amplifier gain errors. If the last stage and the second amplifier nonlinearity is negligible, the model can be simplified as:
where the E 3 term is dropped. The implementation of the proposed method is shown in Fig. 3 . During the testing phase, a pure sine wave is applied to the ADC. The difference between the actual ADC output code and the ideal ADC output code includes both the ADC linearity error and the noise. For a pure sine wave, the ideal ADC output code can be obtained with a sine wave fitting. The ADC linearity error is replaced with the proposed INL model in (7) . With many ADC samples, the INL model parameters can be estimated with least square method. There model parameters are then stored in on-chip memory for calibration. During the calibration phase, once each stage completes a conversion, the corresponding model parameters can be read from the memory. After all the stages finish the conversion, the final modeled INL value will be added to the ADC output code.
C. Simulation and Measurement Results
To verify the robustness over different ADCs, 100 simulations are performed. In each simulation, the ADC is randomly generated with random errors. In each test, the same amount of noise (0.3 LSB input-referred noise) is applied. And the proposed method takes 4096 samples. The 100 results are shown in Fig. 4 . The red lines show the maximum absolute INL of each ADC in the 100 simulations before calibration and the blue lines show the maximum absolute INL of each ADC after calibration. The maximum INL after calibration are all less than 1 LSB while the INL before calibration can The proposed method is also validated in the experimental measurement. A 12-bit 4.5-bit per stage pipelined ADC is designed in 40nm technology. The ADC is tested and calibrated with the proposed method. During testing, only 4096 samples are used. The INL results are compared in Fig. 5 . Before calibration, the INL is more than 3 LSB. After calibration, the INL is well below 1 LSB.
In addition to static testing, the spectral test is also performed after calibration. For the 2MHz spectral test, the SNDR is improved from 60 dB to 67 dB. And the SFDR is improved from 64 dB to more than 84dB. All the harmonics are significantly reduced. Both low frequency and high frequency spectral performance are summarized in Tab. I. Before calibration, the spectral performance for both low frequency and high frequency are limited by the static errors. Therefore, the THD/SNDR/SFDR are very similar for both low frequency and high frequency tests. After calibration, the static errors are greatly reduced, providing a significant improvement in the spectral performance. TTTC-PhD. 2 INTERNATIONAL TEST CONFERENCE 4 
IV. ADC BIST SOLUTION BASED ON R2R DAC STRUCTURE
A. Background
In the USER-SMILE algorithm introduced in section II, the input signal linearity requirement in the ADC BIST is eliminated. However, there are still other requirements to achieve accurate BIST. First of all, the signal generator needs to cover the entire ADC input range. It not only requires the minimum and maximum voltages of the signal generator to exceed or be approximately equal to the ADC input range, but also requires that there is no big gap of the signal generator output in the entire ADC input range. It is usually fine with small gaps as the segmented models can estimate the error in the small gaps from the model parameters estimated by other voltage ranges. But if the gap is too large, some model parameters, or even the MSB model parameter cannot be hit. In this case, the missing model parameters cannot be estimated. Second, the signal generator resolution should be as high as possible. Although lower resolution signal generator can be used to test the ADC, the signal generator resolution cannot be too low such that the ADC quantization error will finally dominate the estimation error. It is recommended that the signal generator has similar resolution or 1∼2 bits lower resolution than the ADC under test. Third, for the USER-SMILE algorithm, the signal generator voltage should be repeatable in order for the ADC to sample the same voltage twice. Lastly and most importantly, the signal generator is able to generate a constant voltage shift in the output voltage.
There are many types of signal generators. Charge-pump based signal generator is small and low cost. But it is difficult to control a small voltage increment. The resistor string DAC is monotonic and the DNL is usually very small. However, the area increases exponentially as the resolution increases. Capacitive binary weight DAC requires timing circuits and driving circuit. The capacitor area is also usually large. An ideal candidate is the R2R DAC, which can be easily built for a high resolution without precise timing control [27] .
Low-cost shift generator is the most critical part of the BIST circuit. There are some proposed methods to achieve voltage shift generation to enable the BIST [28] - [31] . In [28] , [31] , the voltage shift is created with high-precision amplifier, which increases the design complexity. In [29] , [30] , the capacitor array is used for the voltage shift in SAR ADC, which has a dependency on the ADC structure. A low-cost, high-constancy, ADC-independent shift generator is still a challenge.
B. BIST Circuit
A BIST solution with R2R DAC structure is proposed to achieve both low-cost signal generation and constant voltage shift generation. R2R DAC is composed of resistors with resistance being R and 2R, where R is a unit resistor. Fig.  6 without R s is a the conventional R2R DAC, where the resistance of R 2 [k] is 2R and the resistance of R 1 [k] is R. R2R DAC can achieve very high resolution by simply extending the resistor array. Therefore, the DAC with a small area can easily achieve a very high resolution.
With a small area, the resistor matching will be much worse, causing large nonlinearity in he DAC transfer function. Benefiting from the USER-SMILE algorithm, the linearity requirement for the input signal is eliminated. As a result, the R2R DAC seems to be a perfect option as the signal generator. However, if the DAC has a large positive gap in the major transition, some portions of the ADC input range may not be fully covered and the corresponding codes cannot be excited. In this case, some ADC INL model parameters cannot be estimated. Therefore, the big positive voltage gap should be avoided in the signal generator. But negative voltage jump in major transition is not a problem. To avoid positive gaps, the proposed R2R DAC is designed to be in subradix-2, which always has a negative voltage jumps at major transitions TTTC-PhD. 2 INTERNATIONAL TEST CONFERENCE 5 Fig. 7 . Die photo of the BIST circuit regardless of resistor mismatches. If the R2R DAC is designed to meet the 3σ bound, the relation between the designed R 2 and R 1 is:
For example, if σ for R 1 is 100Ω and R 1 = 10KΩ. Then, R 2 should be sized more than 20.9KΩ to avoid positive jumps in the transfer curve.
To achieve a constant voltage shift, an additional resistor R s is added at the output node of the DAC, as shown in Fig.  6 . By switching R s between V refh and V refl , a constant voltage shift is created between the two output voltages regardless the DAC output voltages.
In a singled-ended DAC structure, any difference between the PMOS on-resistance and NMOS on-resistance will change the value of R imp [0]. However, in a differential architecture, the PMOS/NMOS on-resistance difference impact on the shift constancy will be mostly canceled. Therefore, the proposed circuit is robust over process, voltage supply and temperature.
C. Measurement Results
The prototype of the R2R DAC is designed and fabricated in 40nm technology. The DAC has a 14-bit resolution. The resistance of R 1 is designed to be 10kΩ and the resistance of R 2 is designed to be 20.9kΩ. The shift resistor R s is around 200kΩ. Therefore, there is around 5% voltage shift. The die photo is shown in Fig. 7 . The entire circuit occupies an approximately 100µm × 200µm area.
A 15-bit commercial ADC is used as the device under test. The "true" INL is obtained with a 128 hits/code histogram ramp test as the reference. During the ADC BIST test, the DAC code is swept from 0 to the maximum. There are totally 2 15 ADC samples in this test. The estimation results in shown in Fig. 8 . The estimated INL matches well with the reference INL. The INL estimation errors are mostly within +/-0.5 LSB, showing great estimation accuracy. In comparison, the conventional histogram ramp test usually requires 20 samples/code to achieve similar accuracy, with precision test instrument.
V. BIST AND CALIBRATION SOLUTION FOR SAR ADC A. Background
SAR ADC is one of the most popular ADC architectures due to its power efficiency and simple structure. It is widely used in automotive and medical applications where the reliability For the USER-SMILE algorithm, a constant voltage shift is required for the input signal. Due to its special architecture of SAR ADC, the BIST can be built into part of the ADC. SAR ADC is normally composed of a capacitor array, a comparator and successive approximation registers. The capacitor array can be utilized to achieve a voltage shift with minor modification [29] . One extra capacitor or one of the sampling capacitor can be switched between Vrefh and Vrefl to create a charge difference at the top plate of the capacitor array, thus generating an equivalent voltage shift at the input of the comparator. This simple modification to the SAR ADC introduces almost no extra area overhead, with only a simple digital control change. Based on this voltage shift generation method, complete SAR ADC BIST solution is developed [32] .
B. BIST Circuit
The entire block diagram is shown in Fig. 9 . The signal generator is an un-tested 12-bit on-chip resistor DAC available in most system-on-chip (SoC). The BIST control logic, algorithm processing unit, the calibration circuit and a small memory are all implemented on chip. The ADC under test is a 12-bit SAR ADC with modification capacitor array to achieve voltage shift capability.
In the testing phase, the BIST controller sets a DAC code. The ADC will sample the DAC output voltage and make one conversion. After the first conversion, the DAC code remains the same but the ADC sampling capacitor is configured to generate a voltage shift. After the second conversion, the two ADC output codes will be received by the USER-SMILE algorithm unit. And the BIST counter increases the DAC code by one. This process continues until the maximum of the DAC is reached. And the USER-SMILE algorithm unit will start processing and calculating the ADC INL/DNL. The calibration codes are then extracted from the algorithm unit and stored into the on-chip memory. The first 4 MSB bits are calibrated TTTC-PhD. 2 INTERNATIONAL TEST CONFERENCE 6 Fig. 9 . ADC BIST block diagram in this design. During the calibration phase, once the first 4 MSB are determined, the corresponding calibration code is read from the memory. And the final output code is obtained by adding the calibration codes to the ADC raw code.
C. Measurement Results
The entire system is implemented in a 28nm automotive microcontroller. The ADC BIST and calibration logic consumes around 18K gates and the 4KB memory occupies a 0.011mm 2 area. The total area overhead is around 0.025mm 2 in 28nm.
More than 700 units are tested to validate the BIST solution. For comparison, each ADC is tested with a 200 samples/code histogram method as a golden reference. For the proposed method, the ADC only takes 4096 samples without voltage shift, and 4096 samples with voltage shift, which is around 2 samples/code. The INL comparison is shown in Fig. 10 . Most of the INL estimation are within the +/-0.5 LSB error band compared to the histogram ramp test reference with only a few outliers. And this result is comparable to 20 samples/code histogram test. However, the ADC BIST solution only takes 1/10 of the data used in 20 samples/code histogram test.
The BIST results are further used for calibration. Fig. 11 shows one of the ADC's calibration results. An existing mature structural calibration method is also used for comparison. This structural calibration method trims the capacitor mismatches in post-digital processing. For the INL and DNL tests, the structural calibration method greatly reduces the INL/DNL. But the proposed BIST solution outperforms the structural calibration with even better results, achieving less than 0.7 LSB DNL and 0.8 LSB INL. For the dynamic linearity test, with the proposed BIST solution, both THD and SFDR are improved by 10dB compared to the structural calibration method. 
VI. CONCLUSION
This work focuses on low-cost built-in self-test, selfcalibration algorithms and the hardware implementations for ADC linearity test. The challenges associated with linearity testing of high performance ADCs are addressed. Two testing algorithms are proposed with extensive validations. Two BIST circuits are developed, designed and fabricated. These results demonstrate the feasibility, effectiveness and efficiency of implementing ADC BIST on-chip.
The proposed algorithms and circuits not only reduce the TTTC-PhD.2 INTERNATIONAL TEST CONFERENCE test cost, but also enable on-chip testing and calibration, which is extremely important for mission-critical applications such as automotive where reliability and safety are the top priority.
With the power-on and periodic self-test and self-calibration, the ADC performance is guaranteed during its entire lifetime. The accurate ADC after calibration can also be used to monitor other important signals in the chip to ensure the functionality of the entire chip and the functional safety in automotive electrical and electronic systems.
Benefiting from the self-testing and calibration capability, the design requirements can also be relaxed. The ADC can be sized with relaxed matching, a smaller area, and less power. Researchers and companies can apply the proposed methods to existing and future analog and mixed signal products to achieve better performance and better reliability with less design efforts and test cost.
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